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Abstract—The presence of hot lots or high-priority jobs in semicon-
ductor manufacturing systems is known to significantly affect the cycle
time and throughput of the regular lots since the hot lots get priority at
all stages of processing. In this paper, we present an efficient analytical
model based on re-entrant lines and use an efficient, approximate analysis
methodology for this model in order to predict the performance of
a semiconductor manufacturing line in the presence of hot lots. The
proposed method explicitly models scheduling policies and can be used
for rapid performance analysis. Using the analytical method and also
simulation, we analyze two re-entrant lines, including a full-scale model
of a wafer fab, under various buffer priority scheduling policies. The
numerical results show the severe effects hot lots can have on the
performance characteristics of regular lots.
I. INTRODUCTION
In this paper, we model semiconductor manufacturing systems as
re-entrant lines [1] and study the effect of hot lots or high-priority jobs
through an approximate analysis of the re-entrant line model using
mean value analysis (MVA) [2]. The MVA-based method facilitates
explicit modeling of buffer priority based scheduling policies used
in re-entrant lines [1] and is computationally much more efficient
than simulation. We provide numerical results obtained using the
analytical method and also simulation, to study the effect of hot lots
on performance characteristics such as mean cycle time, variance of
cycle time, and mean throughput rate, of regular lots and hot lots.
In semiconductor manufacturing systems, wafer fabrication con-
stitutes the most important step. Wafer fabrication involves a large,
complex sequence of processing steps. An important feature of wafer
fabrication processing is re-entrancy, which refers to multiple visits
by a wafer lot to the same processing center at various times. Re-
entrant lines [1] constitute an appropriate queuing model for wafer
fabrication lines. Fig. 1 shows a typical re-entrant line, with two
processing centers—centers 1 and 2, and 4 buffers. Fig. 2 shows
a re-entrant line of realistic size, with 12 processing centers and 60
buffers. This is a model of a real-life semiconductor fab, considered
earlier by Lu, Ramaswamy, and Kumar [3].
In a general re-entrant line, each service center may have several
machines or servers. In this paper, we assume, however, that there is
only one machine in each service center. Also, there could be several
types of parts (jobs or wafer lots), each one following a different
route. The machines could be prone to failures in a random fashion.
Further, substantial setup times may be required before operations
on jobs can be initiated. Since the main emphasis of this paper is to
bring out the effect of hot lots and also capture priority scheduling
policies, we shall make some simplifying assumptions. In particular,
we assume that there is only a single part type, that the machines
do not fail, and that the setup times are negligible. The approach
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Fig. 1. A re-entrant line with two stations and four buffers.
Fig. 2. A full-scale re-entrant line.
presented in this paper can be extended to handle these features, but
in this paper, we emphasize secondary effects such as caused by hot
lots and scheduling policies rather than primary effects such as due
to setups and equipment failures.
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The scheduling or dispatching problem in re-entrant lines becomes
interesting because several parts at different stages of processing
may be in contention with one another for service at the same
machine. Several researchers have focused on the issue of scheduling
in re-entrant lines [1], [3], [4]. Performance analysis of scheduling
policies in re-entrant lines is the subject of study in [5]–[7]. In the
first three of these articles, the emphasis is on finding bounds on
the steady-state performance of stationary, nonidling, buffer priority-
based scheduling policies by solving linear programs. Narahari and
Khan [7] have proposed an efficient mean value analysis—based
method for analyzing re-entrant lines. In all these studies however,
hot lots or high priority jobs have not been considered.
In the semiconductor manufacturing terminology, hot lots refer to
the class of jobs with the highest priority, often introduced into the
system purely out of marketing and business considerations [8]. Hot
lots often lead to irregular flow of parts and can drastically alter the
cycle time and throughput of regular jobs. From a modeling point of
view, hot lots have the same route and the same processing times at
all processing centers as the regular lots but get priority over regular
lots everywhere. Ehteshami, Petrakian, and Shabe [8] have carried
out a simulation study to understand the impact of hot lots on the
cycle time of regular lots in the system. Their study only considers the
fixed work-in-process policy as the input release policy and FCFS as
the scheduling policy, and does not account for any other scheduling
policy. It is of much importance and practical interest to study the
effects of hot lots under specific priority scheduling policies. This
study attempts to address this problem.
In this paper we first outline, in Section II, an efficient method for
approximate analysis of re-entrant lines in the presence of hot lots.
The method is an extension of the one proposed by Narahari and
Khan [7]. An important object of the analysis method is the ability to
model buffer priority scheduling policies such as LBFS (Last Buffer
First serve) and FBFS (First Buffer First Serve). We next present in
Section III, detailed results obtained, through the proposed method
and simulation, and study the effect of hot lots on the performance
of regular lots. The performance indices considered are:
• Mean steady-state cycle time of hot lots and regular lots.
• Variance of steady-state cycle time of hot lots and regular lots.
• Mean steady-state throughput rates of hot lots and regular lots.
II. AN APPROXIMATE ANALYSIS METHODOLOGY
Without loss of generality, assume that the scheduling policy
is LBFS (last buffer first serve). Let the re-entrant line have m
processing centers. Center i has ni logical or physical buffers,
bi1;    ; bin , where for j 2 f1; 2;    ; nig the buffer bij contains
regular lots visiting center i for the jth time. We also assume that
center i; i 2 f1; 2;    ; mg, has ni logical buffers, b0i1;    ; b0in ,
to accommodate hot lots, so that the buffer b0ij contains the hot lots
visiting center i for the jth time.
Let the performance measures of the network be denoted as
follows:
Lij(k; h) Expected number of regular lots in stage (i; j)when
the network has k regular lots and h hot lots.
L0ij(k; h) Expected number of hot lots in stage (i; j) when
network has k regular lots and h hot lots.
Wij(k; h) Mean steady-state delay for regular lots in stage
(i; j) (mean waiting time in buffer bij+ mean
processing time).
W 0ij(k; h) Mean steady-state delay for hot lots in stage (i; j)
(mean waiting time in buffer b0ij+ mean processing
time).
(k; h) Mean-steady state throughput rate of regular lots
when the network has k regular lots and h hot lots.
0(k; h) Mean-steady state throughput rate of hot lots when
the network has k regular lots and h hot lots.
IfW (k; h) andW 0(k; h) denote the mean total delay (mean cycle
time) in the entire network, we immediately have
W (k; h) =
m
i=1
n
j=1
Wij(k; h) (1)
W
0
(k; h) =
m
i=1
n
j=1
W
0
ij(k; h) (2)
Using MVA, we compute W (N; H), W 0(N; H), (N; H), and
0(N; H) in a recursive way. The detailed recursive equations and
their efficient solution using an iterative formulation are discussed
in [9]. This approximate analytical method is quite efficient. Given
that the regular lot population is N and that the hot lot population
is H , we obtain performance measures for regular lots, namely
W (N; H), (N; H), and Lij(N; H), in exactly N iterations. Each
iteration involves O(M) operations where M is the total number of
buffers. Each operation refers to computing Wij , Lij , and  terms.
During the iterations we also get as intermediate values, W (k; H),
(k; H), and Lij(k; H), for k = 1; 2;    ; N . This constitutes a
very attractive feature of the method. Similarly, the performance
measures for hot lots namely W 0(N; h), 0(N; h), and L0ij(N; h)
for h = 1; 2;    ; H are obtained in exactly H iterations.
III. NUMERICAL RESULTS
In order to validate the analytical method and verify the accuracy of
its performance predictions, we have carried out detailed simulations
of several re-entrant lines. It is found that simulations are much slower
compared to the analytical method. Also there is a close agreement in
the results given by the two methods. The simulations were carried
out using SIMSCRIPT II.5 on a Intel 80 486-DX based machine. A
single long run was used to compute the steady-state performance
measures for each experiment. The initial transient period in each
case was determined by making several pilot runs. Statistics were
collected after removing the initial transients. Also, statistical tests
were conducted to obtain a 0.95 level for all the experiments.
A. A Two Station, Four Buffer Re-Entrant Line
Consider the two station, four buffer system of Fig. 1. In this
system, only four buffer priority policies are possible:
1) LBFS at station 1 and LBFS at station 2 (Policy 1).
2) LBFS at station 1 and FBFS at station 2 (Policy 2).
3) FBFS at station 1 and LBFS at station 2 (Policy 3).
4) FBFS at station 1 and FBFS at station 2 (Policy 4).
Let
1
11
=
1
12
=
1
21
=
1
22
= 1
Assuming a constant regular lot population of 50 and varying the
hot lot population from 0 to 10, we computed the mean cycle time
(MCT) and the mean throughput rate (TR), in the steady state, of
regular lots and hot lots, using the proposed analysis method and
also simulation. Table I shows these values, assuming LBFS policy
at both the stations.
We find that the presence of hot lots brings down significantly
the throughput rate of regular lots and consequently the mean cycle
time of the regular lots rises quite dramatically. From this table, we
also see a close agreement between the values obtained using the
analytical and simulation.
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TABLE I
ANALYTICAL AND SIMULATION RESULTS FOR EXAMPLE 1 (FIG. 1)
TABLE II
MEAN DELAYS AT INDIVIDUAL BUFFERS FOR VARIOUS SCHEDULING POLICIES
TABLE III
STANDARD DEVIATION OF CYCLE TIMES FOR REGULAR AND HOT LOTS
The MCT and TR values were obtained for the other three policies
also and were found to be virtually the same for all four scheduling
policies. This is because of the closed nature of the network. The
mean steady state delay at individual buffers will however be different
for different scheduling policies. Table II shows the delay of regular
lots at buffers b11, b12, b21, and b22, as predicted by our analysis
method, for two different scheduling policies: Policy 1 (LBFS at
station 1 and LBFS at station 2); Policy 2 (LBFS at station 1 and
FBFS at station 2).
Since the overall MCT and TR values for the policies were found
to be virtually the same, we computed the standard deviation of
cycle times as a function of the hot lot population. This enables
us to capture the variability of performance offered by various buffer
priority policies and assumes importance in the light of desirability
of fluctuation smoothing [3]. Here different scheduling policies yield
different trends. In all the cases however, the cycle time of the regular
lots shows a very high standard deviation. Table III shows these
results. The LBFS policy applied to both the stations (Policy 1) is
found to yield the lowest values of the standard deviation. Also, in
all the cases, it is found that the coefficients of variation increase
with the hot lot populations.
B. A Full-Scale Re-Entrant Line
Here we present analytical and simulation results for a re-entrant
line of realistic size (Fig. 2). Let 1=i be the mean processing time
at center i (i = 1;    ; 12) on each visit to that center. We assume:
1
1
= 0:125;
1
2
= 0:125;
1
3
= 0:250;
1
4
= 1:800;
1
5
= 0:900;
1
6
= 0:600;
1
7
= 1:800;
1
8
= 0:200;
1
9
= 0:600;
1
10
= 0:333;
1
11
= 0:600;
1
12
= 1:250:
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TABLE IV
PERFORMANCE MEASURES OF THE FULL-SCALE RE-ENTRANT LINE
The above parameters are the same as in [3]. Note that the hot lots
also have the same mean processing times. Assuming the number
of regular lots to be 500, and LBFS policy at all stations, we study
the effect of hot lots by varying their number from 0–50. Table IV
gives the mean cycle time of regular lots and hot lots (computed
using our MVA-based method), and standard deviation of cycle times
(computed using simulation). The same trends as in the previous two
examples are discernible here.
IV. CONCLUSIONS
The analytical method, based on MVA approximation, presented
in this paper has been found to be efficient and quite accurate in
predicting the performance of semiconductor manufacturing lines in
the presence of hot lots. The numerical results obtained on some
illustrative re-entrant lines show the significant effect of hot lots on
the mean cycle time, variance of cycle time, and throughput rate of
regular lots.
Topics for future work include: modeling of due date based policies
and fluctuation smoothing policies [1], [3] using the MVA approxima-
tion and modeling of multiple machines in each service or processing
center, multiproduct types, machine failures and repairs, setup times,
and presence of multiple equipment in the same processing center.
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